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With the increasing packing densities in 
VLSI technology, Single Event Upsets 
(SEU) due to cosmic radiations are 
becoming more of a critical issue in the 
design of space avionics systems. In this 
paper, a method is introduced to compute 
the fault (mishap) probability for a 
computer memory of size M words. It is 
assumed that a Hamming code is used for 
each word to  provide single error 
correction. It is also assumed that every 
time a memory location is read, single 
errors are corrected. Memory is read 
randomly whose distribution is assumed to 
be known. In such a scenario, a mishap is 
defined as two SEUs corrupting the same 
memory location prior to a read. The 
paper introduces a method to compute the 
overall mishap probability for the entire 
memory for a mission duration of T hours. 
I. INTRODUCTION 
The  radiation effects  in spacecraft  
e lectronics  evolv ing  into a more 
significant problem with advances in 
semiconduc to r  t echno logy .  T h e  
mini t uraz t i at ion trends in microelectronics 
technology have created a new set of 
radiation problems for the designers of 
space avionics. As explained in [l], space 
radiation is a significant cause of errors in 
space borne memory devices. There are 
various ways to deal with radiation related 
problems. These can be avoidance, 
hardening, fault  tolerance and SEU 
tolerance [2]. Avoidance is about, given a 
choice, operating in a less severe radiation 
environment. Another way to reduce the 
effects of the radiation is a technique called 
hardening. Hardening involves both 
processing changes which 
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affect material and junction properties and 
circuit changes which reduce or eliminate 
degradation and failure mechanisms. Fault 
tolerance is associated with redundancy 
and voting mechanisms to reduce or  
eliminate radiation caused (and sometimes 
due to other reasons) errors and failures. 
The final technique, the SEU tolerance can 
be also considered in fault tolerance 
category. SEU tolerance is about those 
methods, tools and designs that would 
reduce SEUs or their effects [31, 141, 151. 
There are several aspects of SEU related 
problems. First, SEUs create no significant 
damage to the circuit but only transient 
error conditions. This is mostly due to the 
fact that effects of SEUs are confined to 
(albeit not exclusively) bistable flip-flop 
storage elements. Secondly, SEUs mostly 
affect single bit storages and therefore 
single error correction techniques are 
accepted as a sufficient method of dealing 
with SEUs. 
Despite the fact that error detection and 
correction mechanisms are quite effective 
in dealing with SEUs, one must remember 
the cumulative effects of SEUs in such 
designs. The cumulative effect of the SEUs 
refer to the situations where number of 
SEUs can cause multiple error conditions in 
a given word in a memory array every 
time. Obviously, this becomes a more 
pronounced problem when SEU rates are 
higher. It must be considered in all 
designs when the risk ( i.e. the 
probability of occurrence times the cost 
incurred from the occurrence ) is  fairly 
high due to a SEU failure. The errors 
induced by space radiation are known as 
Single Event Upsets (SEUs). 
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Accumulation of errors in memory arrays 
with error detection and correction 
circuits can be reduced by deploying 
periodic "refresh" cycles (scrubs)  where 
each memory cell is read and if it is in 
error corrected. By selecting sufficiently 
small refresh cycle durations, the 
probability of SEU error accumulation can 
be minimized. Another way of improving 
the SEU immunity in memory arrays is 
refreshing memory locations during the 
accesses. Everytime the program 
executing in the CPU accesses the memory, 
an error checking is performed on the 
contents of the memory word and when an 
error is found the contents of the memory 
location is refreshed. 
The refresh approach can be costlier in 
CPU performance since periodic refreshes 
steals cycles from useful CPU operations. 
Memory accesses for refreshes introduce 
additional wait states resulting in slower 
CPU operations. 
In this paper a memory array M words is 
considered. It is assumed that memory 
contents are  refreshed overtime the 
memory is accessed. Furthermore, a 
simplifying assumption is that the memory 
locations are accessed for reading only. 
This is due to the fact that when a memory 
location is written into, the errors in pre- 
write state are irrelevant since they can 
not cause any failures. 
DATA 
(16 Bits) 
CHECK 
(5 Bits) 
I CHECK BIT GENERATION & ERROR 1 CORRECTION CIRCUIT 
T I  T T V T  T V  I T  T I  T I V I  
Data Bits To The CPU Bus 
Figure 1. Word organization with check 
and data bits. 
The access pattern to memory locations in a 
memory array is random in general. 
Therefore a memory access probability 
distribution is introduced to model the 
randomness. A bi-rectangular distribution 
is assumed for the derivations. However, 
the analysis can be carried out for any type 
of distribution without loss of generality. 
As a memory array of M words with D 
data bits and C check bits is considered (Le. 
total word length L=D+C). Figure 1 shows a 
word organization example with D=16 and 
C=5. The check bits are assumed to be 
capable of correcting single bit errors 
(such as Hamming code). It is also 
assumed that an SEU can not upset more 
than one bit of storage at a given time [l]. 
We define a "Mishap" as an error condition 
with more than one error accumulating in 
a memory location prior to a refresh. The 
reason for using the word "mishap" instead 
of "failure" is that, not every mishap can 
result in a fiiilure necessarily. For example, 
if a memory array has some words which 
may never be accessed during the scrub 
period, then the Mishap can not result in 
a failure. We also assume a memory access 
rate of k times (randomly) per second. k 
can be taken roughly as the MIPS rating of 
the processor. We denote A as the SEU 
upset rate (upsets per unit time) for the 
entire memory. Thus the SEU arrival rate 
per word becomes 3L = A /M which is 
assumed to be Poisson distributed. We 
define the time unit, t u ,  as a q u a n t  urn 
which is the access time to the memory. 
Thus tu = l/k. 
11. MEMORY PROFILE MODEL 
Since the CPU accesses memory locations in 
a random manner, we define a memory 
access distribution profile o r  simply 
memory prof i le  a s  the probabili ty 
distribution of accessing any one of the M 
memory locations at a given time. Figure 
2 shows the bi-rectangular distribution 
adopted for the subsequent analyses. Note 
634 
that this is a discrete distribution with the 
independent variable being the address of a 
memory location. Although we use the bi- 
rectangular distribution fo r  analytical 
simplicity, it can be shown that the 
analysis can be extended to any other type 
of distribution. 
p : Probability that one of the X words 
s : Probability that one of the Y words 
I 
Adbress 
X Words Y Words 
M' 
Figure 2. Bi-rectangular memory access 
probability distribution pro fi 1 e. 
The memory profile in Figure 2 can be 
interpreted as follows: During a given 
access to the memory, there is "p' 
probability that we will read from a 
particular memory location between 
addresses 1 and X and there is q=l-p 
probability that we will not read from that 
particular location. We define Y = M - X. 
The asymmetric profile reflects the fact 
that certain parts of the memory (Le. first 
X words or "X" type ) are more frequently 
accessed than the next Y words or "Y" type 
words. Similarly during a given access, 
we have probability s that a "Y" type 
memory will be read and a probability 
r=l-s that particular location will not be 
read. Note also that due to conservation of 
probability, pX+sY=l . 
111. ANALYSIS 
we will call the interaccess time for a given 
memory location the location inter read 
time (LIRT). The probability that "A" will 
be accessed again after N quanta is: 
P{ LIRT for A = N } = P N  = p qN-' (1) 
As Equation (1) suggests, the LIRT of a 
given memory location is geometrically 
distributed. 
Now let's consider the probability of two or 
more SEUs striking this memory location 
during the LIRT of N quanta. Note that if 
two or more SEUs corrupt the memory 
location, this would result in a mishap. 
P [ two or more SEUs in N quanta ) = 
1 - P [ 0 SEU in N quanta ) - 
P [ 1 SEUinNquanta) 
Since SEU arrivals are assumed to be 
Poisson distributed with parameter A,  
--XN P ( 0 SEU in N quanta } = e 
P 1 SEU in N quanta 1 = A N  e -XN 
Thus  
P { two or more SEUs in N quanta ] = 
1 - e -hN - 5 N e --XN 
o r  
P { Mishap in N } = 1 - e --hN - h N e --XN 
(2) 
And probability of success in 
then be: 
N quanta will 
P { Success in N } = 1 - P { Mishap in N ] 
Consider a X type memory location "A" in 
the memory profile. Assume that '"A" is 
just accessed. For our subsequent analyses 
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Since LIRT is geometrically distributed as 
given by Equation 1, the expected value of 
LIRT is l/p. This means that an X type of 
location is read on the average once every 
l/p quanta. Thus 
E { LIRTx ) = l/p (4) 
In Equation (3), the probability of success 
is given under the assumption that the 
L I R T x  is given as N. Since LIRTx 
geometrically distributed, the average 
be found by: 
P, = P{ average succes sin URTX 1
probability of success during LIRTx can 
P, = Pi average successin LIRTx) = 
N=l 
( 5 )  
Equation 5 can be separated into two 
infinite series and each can be individually 
computed to yield: 
It should be noted that Equation 6 is a 
computation sensitive equation since the 
numbers involved are very small ( e.g. 
~ = 1 0 ' ~ ,  q = l  - lo-' and h =lo-"). If 
Equation 6 is computed using a typical set of 
numbers with a calculator, the resulting 
value for PS would likely to be 1.0 due to the 
computation sensitivity of Equation 6. 
In order to facilitate the computational 
problem, we can introduce the following 
form for Ps: 
P, = 1 - E, (7 1 
In Equation 7, is a very small number 
which represents the probability of mishap 
during an average LIRTx . By using first 
order Taylor series approximation it can be 
shown that: 
a2 P, = 1 - -  
P 
or equivalently 
a2 
E, = - 
P 
(9) 
Now let's assume that all memory locations 
are scrubbed every T many quanta. For a 
given memory location of type X, the 
probability of success in T quanta is: 
Where m=T/(l/p) or  the number of 
average size LIRTs in T. The probability 
that all the locations of type X survives 
during T quanta is: 
Since ex is a very small number and mX is 
a very large number Equation 11 can be 
approximated as: 
Equation 12 is the survival probability for 
the first X words of the memory for a 
duration of T. By using similar arguments, 
for the Y type locations, the survival 
probability can be found as: 
In Equation 13, n=Ts , s being the 
probability of accessing a Y type location at 
a given read. E ,  is defined in a similar 
way as E, in the following way: 
a2 
E, = - 
S 
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The survival probability for the entire 
memory can then be computed as: 
o r  
PsT = ( 1 - nYEy - ~ X E ,  + r n f l Y ~ , ~ ,  ) 
(15) 
and the probability of a mishap in the 
entire memory for a duration of T can then 
be found as: 
Example :  Let's assume a memory of 250 
KWords with a word size of 32 bits (without 
the checkbits), a memory profile as shown 
in Figure 2, an access rate of 5 million reads 
per second (Le. quanta = 0.2 psec.) and an 
SEU a r r i v a l  r a t e  of  1 0 -  
upsets/word/quantum. Let's also assume 
that the memory is never scrubbed during 
the entire mission which lasts 30 days (Le. 
T=720 hours). Using the analysis given in 
the paper, the probability of a mishap 
during the entire mission can be computed 
as 'xnishapT = 5 10-'2. 
IV. CONCLUSION 
It is shown that SEU reliability of memory 
arrays with single error correction feature 
is predictable when a memory profile can 
be associated with the memory access 
patterns. Although the derivation is 
performed for a bi-rectangular profile, it 
is possible to extend the approach to 
general profile models. In case periodic 
scrubs are used, the analyses yield the 
result for one scrub cycle. The mishap 
probability for the entire mission can then 
be found by multiplying the number of 
scrubs in a mission with the mishap 
probability in one scrub cycle. 
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